www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Grovf Inc. 推出用于智能 NIC 的低延迟 RDMA RoCE V2 FPGA IP 核

Grovf Inc. Releases Low Latency RDMA RoCE V2 FPGA IP Core for Smart NICs

Enables RNIC use-cases for Storage, Networking, HPC.

Berkeley, California -- November 23, 2021 -- Grovf Inc. today announced RDMA RoCE v2 IP core, a new product to democratize the RNIC market. RDMA RoCE v2 IP core is an FPGA IP and enables FPGA-based smart NIC producers and system integrators to develop and deploy RNIC use-cases.

“We’ve been working on this IP for more than a year and a half now to bring the RNIC enablement to FPGA-based NICs,” says Artavazd Khachatryan, CTO at Grovf. “Though the IP is built on FPGA, we have not compromised the latency and throughput compared to industry-leading ASIC based RNIC producers. ”Coupled with in-line offload and acceleration capability of FPGA, Grovf RDMA RoCE v2 IP will trigger applications such as storage clustering and disaggregation offload, HPC application offload, algorithmic trading, database memory pooling, and more.”

Features and benefits of the solution include



RDMA RoCE IP Cores

The RoCE v2 FPGA IP will be available for partners and interested customers starting from December 1, 2021.

For more information on Grovf RoCE v2 FPGA IP, visit https://grovf.com/products/grovf-rdma or email at info@grovf.com

About Grovf

Grovf Inc. is an application acceleration and network offload company using FPGAs. Some of the company's IP, such as Regexp, Probabilistic matching, Deep Packet Inspection (DPI), Network anomaly detection IP cores are among the fastest in the market. Currently, the company is focused on memory and storage disaggregation solutions over cache-coherent buses and data center networking technologies.

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。