www.design-reuse-china.com
4 "Emulator and Prototyping->Models and Library" Solutions

1
High Level Synthesizable Models for MIPI M-PHY 3.0
M-PHY is a high-speed serial physical interface technology with flexible signal characteristics and high bandwidth capabilities, which is particularly developed for mobile applications that offer incr...

2
LPDDR4 DRAM Bus Monitor
This is implemented as per JDEC standard JESD209-4A and provides an effective & efficient way to verify the LPDDR4 components of an ASIC/FPGA system.

3
LPDDR4 DRAM Memory Model
This model is implemented as per JEDEC standard JESD209-4A and provides an effective & efficient way to verify the LPDDR4 components of an ASIC/FPGA system.

4
UFS 2.0 VIRTUAL PROTOTYPE MODEL
Universal Flash Storage (UFS) is a next generation high-performance NAND Memory Controller to improve the data transfer speed between the Host Processor and the Memory inside a Smart phone, Tablet dev...

 Back

业务合作

访问我们的合作伙伴页面了解更多信息

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2018 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。