|
||
|
LCD Controller - TFT LCD Panels (AHB Bus)
|
|
Overview The Digital Blocks DB9000AHB TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 2.0 AHB Bus to a TFT LCD panel. In an ASSP, ASIC, or FPGA, typically, the microprocessor is a ARM or MIPS processor and frame buffer memory is either on-chip SRAM memory or larger off-chip SRAM or SDRAM.
Please sign in to view full IP description :
|
业务合作 |
广告发布访问我们的广告选项 |
添加产品供应商免费录入产品信息 | ||||||||