www.design-reuse-china.com
<%@ page contentType="text/html; charset=UTF-8" %>
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Thalia Design Automation 与 Sofics 联手合作,强化模拟电路及 IP 复用方案

Thalia Design Automation partners with Sofics to enhance offering for analog circuit and IP reuse

Jun. 16, 2021 – 

Partnership enhances market-leading Technology Analyzer with robust hardened I/Os and ESD protection options

Cologne, Germany -- June 16, 2021 – Thalia Design Automation Ltd., provider of analog and mixed-signal circuit IP reuse platform, today announced a new partnership with Sofics, a leading provider of analog I/Os, specialty digital I/Os and ESD protection.

Thalia’s Technology Analyzer, part of its AMALIA platform, helps major IP houses and integrated circuit design firms determine whether or not IP is fit for purpose or suitable for cost-effective migration. This partnership means Sofics’ specialist IP portfolio will now be included in the recommended target technology candidates.

“This announcement is about the coming together of two market-leading solutions,” said Sowmyan Rajagopalan, Thalia Design Automation CTO. “This latest iteration of our Technology Analyzer uses machine-learning to rapidly compare the source and target process technologies, enabling business case and commercial modelling to be undertaken for our clients. They are then able to assess migration value before committing resource. Adding Sofics’ ESD protection and other I/Os into the target options will enable solutions to be found and implemented much more rapidly.”

“IP houses want to optimize the value of existing assets and extend portfolios through IP reuse,” said Koen Verhaege, CEO of Sofics. “Collectively, this is a solution that mitigates risk for customers when transitioning to new technology nodes. Sofics’ global reach means that we can bring a world-class technology solution to IP and IC firms.”

The AMALIA Technology Analyzer is an intuitive solution that addresses a comprehensive array of first and second order effects including FT, gm/id, Vdsat, Vt mismatches, corners, Monte Carlo mismatch impact and many others. The software integrates into several EDA design frameworks and can be customized to specific design flows.

Sofics leading I/O and ESD foundry independent IPs are adaptable to various technologies like high & low voltage, BCD, CMOS, SOI and FinFET. More than 100 fabless companies use Sofics’ solutions to enable higher performance, higher robustness while reducing design time and cost of SoC design.

Find out more about the AMALIA Technology Analyzer.

Thalia Design Automation partners with Sofics to enhance offering for analog circuit and IP reuse

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2018 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。