www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

sureCore打造适用于新兴智能可穿戴设备超低功耗内存

Next generation intelligent wearables enabled by sureCore's ultra-low power memory

Oct. 05, 2021, Oct. 05, 2021 – 

EverOn uses up to 50% less power than off-the-shelf memory

Sheffield, England 5 October, 2021 – As the market for wearable electronics and earbuds grows dramatically, architects are adding more features or ‘smarts’ to create product differentiation. The additional intelligence means that designers are required to add more embedded memory to the chip resulting in increased power demands. In the case of some designs, these power demands of the memory can account for 50% of the total device power budget. For battery powered applications with a constrained form factor, this creates huge challenges for the design team to create a viable product.

“This is where our EverOn ultra-low power memories can make these product designs feasible as they need up to 50% less power than standard ‘off-the-shelf’ memories,” explained Paul Wells, CEO of sureCore, the ultra-low power, embedded memory specialist. “The power penalty for extra features is now recognised by designers as a real limitation for next generation devices and, as a result, we are signing multiple licensing deals for smart watches, fitness trackers and earbuds. Our SRAM IP is silicon proven in ‘leading foundry’ processes enabling customers to minimise power demand increases and gain fast time to market.”

Low voltage design methodologies are becoming more prevalent as a route to cutting operating power. This is achieved by dynamically reducing operating voltages in line with the applications processing demands. Standard logic cells can, with careful design, operate over a wide voltage range, often close to near threshold voltages. However, off-the-shelf SRAM IP can only operate around the process nominal voltage. Integration of the two on the same chip means having two different power rails with level shifting circuitry, which consumes a lot of power, to provide the higher voltage for the memory plus extra circuitry to handle signals crossing between voltage domains. This adds to the complexity of the design and its verification as well as adding silicon real estate.

However, EverOn SRAM IP is specially designed for these kinds of systems where the voltage is adjusted to save power with operation from the process nominal operating voltage all the way down to the bit cell retention voltage that effectively dictates the lowest possible operating voltage. In a leading 40nm process technology, this means from 1.21V down to 0.6V without any additional circuitry or power rails. Hence the voltage of the chip can be dynamically adjusted up and down in tandem with the performance requirements for the operation in hand to save power as required. For example, this could be going from a high performance to a low performance mode or even a monitoring state awaiting a wake-up event. This makes the chip design much simpler. By contrast, adjusting the voltage in chips with traditional memory is far more complex as, while the logic part is easy to drop, the voltage to the memory needs to be maintained at the higher operational voltage.



SRAM IP Cores

Off-the-shelf SRAM IP has typically been optimised for either high density or high speed rather than power, and, as outlined above, this creates challenges for integration in a variable voltage, power-optimised system. EverOn achieves operating voltage flexibility by the use of sureCore’s patented SMART-Assist circuitry that is an integral part of the IP thereby conferring much-simplified integration and verification requirements. This methodology is thus an effective strategy for architects to deliver power savings of up to 50% compared to traditional approaches.

“Being able to easily and dynamically drop the voltage of a chip is key to saving power,” explained Tony Stansfield, sureCore’s CTO, “because power is proportional to the square of the voltage. For example, dropping from 0.9V to 0.6V roughly halves the power. In battery operated devices, low power is paramount so this amount of saving can be significant in designs that have a lot of memory. There is a constant drive to make these devices ‘smarter’ with more intelligence which means increasing amounts of memory that have to be very power designs to make the power budget and battery capacity calculations work. EverOn ultra-low power memory makes the next generation of intelligent, battery-powered devices possible.”

sureCore -- When low power is paramount

sureCore, the ultra-low power, embedded memory specialist, is the low-power innovator who empowers the IC design community to meet aggressive power budgets through a portfolio of ultra-low power memory design services and standard IP products. sureCore’s low-power engineering methodologies and design flows meet the most exacting memory requirements with a comprehensive product and design services portfolio that create clear market differentiation for customers. The company’s low-power product line encompasses a range of close to near-threshold, silicon proven, process-independent SRAM IP.

www.sure-core.com

Next generation intelligent wearables enabled by sureCore's ultra-low power memory

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2021 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。