www.design-reuse-china.com
Design & Reuse We Chat
搜索,选择,比较,与提供商进行安全高效的联系
You are here : design-reuse-china.com  > Automotive, Avionics and High safety  > Automotive Ethernet
Download Datasheet        Request More Info
All Silicon IP All Verification IP

Overview

The automotive industry is trending toward Ethernet for in-vehicle networking (IVN) based on open IEEE standards. Driven by the OPEN Alliance SIG, these standards aim to develop a simpler, but more powerful, automotive electrical/electronic architecture.

Cadence offers a variety of IP to support automotive Ethernet applications.

The Cadence® Controller IP for Automotive Ethernet is designed as an integrated Gigabit Ethernet MAC (GEM) and 1000BASE-X PCS solution that can be smoothly integrated into any SoC. The Controller supports the datapath parity protection, and TSN/AVB features that ensure timely and reliable data transfer with low latency, required by time sensitive automotive applications. High QoS enables unified Ethernet communication of critical data without traffic congestion in shared networks. The Controller IP provides a high bandwidth, and ensures reliable and time sensitive communication within the automobile applications, including ADAS and multimedia-rich Infotainment systems.

The Automotive Ethernet MAC IP can be combined with other IP or devices using standard interfaces. The accompanying physical coding sublayer (PCS) and connectivity IP let the user to interface Cadence MAC and third-party IP.

Benefits

  • IP is IEEE 802.3 compliant and ISO 26262 qualified, simplifying path to SoC qualification
  • Flexible configuration with enhanced functional safety features
  • Silicon proven and widely licensed

Block Diagram

Tech Specs

Market SegmentAutomotive

Features

  • IEEE 802.3 compliant, UNH tested and ISO 26262 ASIL-B qualified
  • Enhanced active functional safety features
  • AXI4, AHB and DMA support
  • TSN/AVB protocol support including 802.1Qbv, 802.1AS, 802.1Qbu/802.3br
  • TCP/IP offloading capability and IEEE 1588 support
  • Support for MII, RMII, GMII, RGMII and TBI interfaces

Deliverables

  • Documentation - Integration guide, user guide, and release notes
  • Functional Safety - FMEDA report, safety manual and ISO 26262 ASIL readiness certificate
  • Clean, readable, synthesizable Verilog RTL
  • Synthesis scripts
  • Sample verification testbench with integrated BFM, monitors, and sanity tests
  • Reference drivers

业务合作

访问我们的合作伙伴页面了解更多信息

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

点击此处了解更多关于D&R的隐私政策

© 2018 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。