A typical customer application, depicted below, includes a suitable processor core where the Media Access Controller upper firmware (UMAC) resides, as well as the customer application.

The Power Management Unit (PMU) wakes up and shuts down the core as an integral part of the low power operation, enabling sensor nodes to run up to three years on a single charge.

The integrated DMA engine, and the Lower Mac (LMAC) offload processing task from the processor core, further saving power.

The BaseBand (BB) provides all of the forward error correction, digital to analog conversion, data recovery and error correction features in very efficient hardware; and interfaces to the supported radio cores (RF).

The System RAM and System ROM are accessble from the AXI4 bus, as well as a set of timers and general interface engines.

Coded in SystemC and built with the Cadence Stratus/CtoS HLS tool, user customization is readily available.