www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
You are here : design-reuse-china.com  > Embedded FPGA  > eFPGA

Speedcore eFPGA IP with Gen4 Architecture

All Silicon IP

Overview

Gen4 architecture delivers 300% faster performance for AI/ML applications while drawing 50% less power and consuming 65% less die area compared to the previous Speedcore eFPGA generation.

The new Speedcore eFPGA IP with Gen4 architecture dramatically improves upon Achronix's original and highly successful Speedcore offering. Optimized for high-performance AI/ML and hardware-acceleration applications, Speedcore IP with Gen4 architecture delivers 60% faster performance (300% faster for AI/ML applications) while drawing 50% less power and consuming 65% less die area compared to the previous Speedcore eFPGA generation.

High-Performance FPGA Technology

AI/ML applications place heavy processing demands on systems, requiring billions or trillions of operations per second. Meanwhile, cloud and enterprise data-center computing resources and communications infrastructure can no longer keep pace with explosive, exponential growth in data bandwidth requirements, rapidly changing security protocols, or emerging networking standards. Today's multi-core CPUs and SoCs cannot meet these needs unaided. Programmable hardware accelerators are now required to increase system performance by offloading these computations from overburdened server CPUs. Achronix specifically architected the Gen4 architecture to address the needs of these applications.

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

点击此处了解更多关于D&R的隐私政策

© 2021 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。