www.design-reuse-china.com
从IP到片上系统以及物联网 扫描上方二维码关注我们的微信号哦! IP SoC 中国2024！ 快来参与吧！ 新闻 视频 加入D&R 社区
   Silicon Valley start-up focused on Chiplets for Mass Markets. We are leveraging proven partner IP and our novel die-to-die technology to deliver off-the-shelf, low cost, secure chiplets at scale. We are developing a complete ecosystem of off the shelf Chiplets. www.yorchip.com   
2 SoCs

1
Low Power Dual PHY for UCIe low cost robust Chiplets

YorChip UniPHY™ Dual PHY is a flexible version of YorChip's multi-protocol PHY which supports UCIe and BOW standards. The Dual PHY's unique feature is support for standard 50V CDM chi...

2
5/10/40G Ultra Low Latency MAC PCS with AXI-4 and UCIe support

This IP is optimized for AI/ML workloads and lowest possible latency.

It is not meant to be a generic 1G to 10G MAC – it only supports 5G and 10G operation.


 Back

业务合作

成为合作伙伴

广告发布

访问我们的广告选项

诚邀广告发布

添加产品

供应商免费录入产品信息

公布产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可，
不得复制，重发， 转载或以其他方式使用。