|
|
||
|
|
|
1 - 33Gbps PCIe Gen1-5 SerDes PHY (AXLinkIO MR)
|
|
|
|
Overview The AXLinkIO MR IP utilizes the silicon-proven AXLinkIO transceiver architecture for medium-reach and PCIe type of channel links.
Please sign in to view full IP description :
|
业务合作 |
添加产品供应商免费录入产品信息 | ||||||
成为合作伙伴