www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
You are here : design-reuse-china.com  > Interconnect, D2D, C2C  > Intra SoC Connectivity

1-56G-PCIe Gen5 ePHY Multi-Protocol SerDes IP - 7nm Low Power and Latency

All Silicon IP

Overview

Ultra-high speed SerDes IP, adopted by global Tier-1 network/storage/5G OEMs and major semiconductor companies.

eTopus is the pioneer on PAN4 ADC/DSP-based SerDes, the first startup demonstrated 56Gbps PAM4 in 2016. The system architecture has been proven and enhanced for 3 generations to 112Gbps PAM4 in 7 and 6nm. This IP is optimized for low power (<6pj/bit) and latency < 5ns.

Our unique and patented DSP algorithms provide excellent scalability to support short reach optical channel to long reach copper like backplane and DAC cables with superior Bit Error Rates (BER) and extremely robust Clock Data Recovery (CDR) as featured in International Solid State Circuits Conference (ISSCC 2021).

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

点击此处了解更多关于D&R的隐私政策

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。