www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
You are here : design-reuse-china.com  > Interconnect, D2D, C2C  > Network Interconnect

Ncore 3 Coherent Network-on-Chip (NoC)

All Silicon IP

Overview

For scalable and area-efficient heterogeneous cache coherent systems.

The Arteris Ncore Cache Coherent Interconnect IP offers unparalleled scalability, configurability, and, with the Ncore Safety Option, data protection and hardware duplication capabilities to help meet up to ISO 26262 ASIL B and D requirements against random hardware faults.

Version 3.6 of the Ncore Cache Coherent Interconnect IP adds support for the AMBA CHI-E protocol as well as interoperability of CHI-B and ACE, and ACE-Lite protocols in the same coherent system. AXI is also supported and Ncore will enable it to access CPU caches in an IO coherent way.

Ncore is scalable, supporting up to 16 coherent CPU clusters or other coherent agents.

It incorporates multiple configurable snoop filters, multiple configurable proxy caches, and multiple clock domains, using a modular, distributed architecture to provide system architects the most advanced technology and more degrees of freedom to innovate.

业务合作

添加产品

供应商免费录入产品信息

点击此处了解更多关于D&R的隐私政策

© 2026 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。