|
|
||
|
|
|
You are here : design-reuse-china.com
> FDSOI IP
> Interface Controller & PHY->Multi-Protocol PHY
> Multi-Protocol PHY
32G Chip-to-Chip SerDes PHY
|
|
|
|
Overview The 32 Gbps SerDes PHY is designed for ultra-low power for C2C and USR implementations.
Please sign in to view full IP description :
|
业务合作 |
添加产品供应商免费录入产品信息 | ||||||
成为合作伙伴