|
||
|
Secure Clock
|
|
Overview Secure Clock IP core is a PRNG-based hardware implementation of a random clock jitter injection and/or a random clock cycle inhibition. It is intended to clock feed all desired hardware, creating a secure clock domain within the System on Chip host. Each edge of the Secure Clock output is randomly delayed and/or randomly inhibited in order to make the experimental setup far more complex for the attacker. It significantly increases the needed acquisition traces used by side-channel analysis, and it fuzzes the relevant fault injection moment used by fault injection attacks.
Please sign in to view full IP description :
|
业务合作 |
广告发布访问我们的广告选项 |
添加产品供应商免费录入产品信息 | ||||||||