www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Arteris tackles tyranny of wires

Wires are the problem. The smaller they get the more resistance they have and the closer together they are the more they interfere with eachothers' signals and the more transistors on the chip the more wires there have to be.

By David Manners - Electronics Weekly, Oct. 22, 2015 – 

But the whole direction of scaling is to create more wires, thinner wires and wires which are closer together.

The answer according to Arteris is topology. Arteris' Kurt Shuler says: "The founders are networking guys and they thought it would be useful to apply networking concepts to chip design."

By visualising a bird's-eye view of the topology the Arteris IP automatically generates a structure which optimises timing and routing.


Click here to read more...

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。