www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Using Synopsys Tools, Complex AI SoC Achieves Verification in 5 Weeks

Rebellions employed Synopsys' VCS, ZeBu, Virtualizer, and the Verification Continuum to achieve full bring-up and live demo just five weeks after first silicon.

Dec. 18, 2025 – 

At Hot Chips 2025, Rebellions announced its newest AI accelerator, the Rebel-Quad. It delivers up to 2,048 teraflops on 8-bit Floating Point (FP8) computation with 50% lower power draw, making it a more energy-efficient alternative to leading GPUs.

Even more impressive is the rate at which this chip came to market. Using Synopsys' EDA tools, including hardware-assisted validation (HAV), Rebellions achieved full bring-up and performed a live demo just five weeks after the first silicon arrival. Rebellions made use of the on-premises and cloud-based Synopsis EDA tool set, including Synopsys VCS, ZeBu, Virtualizer, and the Verification Continuum to easily co-develop hardware and software and accelerate pre-silicon validation.

All About Circuits recently sat down with Tom De Schutter, Synopsys' SVP of product management, and Jinwook Oh, Rebellions' co-founder and CTO, to discuss Rebel-Quad's rapid development cycle.

Rebel-Quad Tackles AI Acceleration at Low Power

Rebel-Quad is Rebellions' answer to high-performance AI acceleration with reduced power consumption. The company created the chip for deployment in frontier LLMs–the largest AI data centers now in development. The accelerator architecture is a four-homogeneous chiplet UCIe-advanced based system on chip (SoC) supporting 144 GB of eternal high bandwidth memory at 4 TB/s.

点击阅读更多

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。