You are here : design-reuse-china.com  > Verification Platform  > Emulator and Prototyping->Models and Library  > Models and Library

High Level Synthesizable Models for MIPI M-PHY 3.0


M-PHY is a high-speed serial physical interface technology with flexible signal characteristics and high bandwidth capabilities, which is particularly developed for mobile applications that offer increased performance, effective power management schemes, robustness against RF interferences and low RF emission to obtain low pin count combined with very good power efficiency.

MPHY module is basically worked on the principle of master and slave, where M-TX is served as a Transmitter and M-RX is served as a Receiver. Designed with the different power modes MPHY provides the benefit of low power consumption and with the number of lanes it adds greater bandwidth for data transfer.

It is targeted to be suitable for multiple protocols: * DigRFv4, UniPro, LLI, CSI-3 and DSI-2 protocol interconnect standards of the MIPI Alliance * UFS, eMMC, etc. Memory protocol standards of JEDEC and USB-IF respectively

Product details

  • Provide greater flexibility to the design by using RMMI interfaces which gives liberty to the designer to integrate it with the various MIPI protocols such as CSI3 ,DSI2, LLI ,DIGRF V4.0 ,UFS controller etc.
  • Our design includes DIF-P and DIF-N signalling interfaces for the communication between M-TX and M-RX.
  • It supports both High speed and low speed signalling for data transfer for both TYPE-1 and TYPE-2 module. Both M-TX and M-RX has implemented in such a way so it can support all the Different power modes, all the GEAR (HSG1-G3 and PWMG1-G5).
  • To make the MPHY IP more robust we have also implemented the optional 8b/10b encoder and decoder which provides the error checking facilities.








© 2018 Design And Reuse


不得复制,重发, 转载或以其他方式使用。