|
||
|
ULP fractional-N ADPLL for Bluetooth Low Energy transceivers in 55nm CMOS
|
|
Overview This All Digital Phase-Locked Loop (ADPLL) IP block is a fully industrialized frequency synthesizer for Bluetooth® transceivers, designed in TSMC 55nm CMOS process. It features a high-performance synthesizer with GFSK modulator, while having a low silicon area, good suppression of disturbances from e.g. DC-DC converters or PAs, ultra-low power consumption, and several features that minimizes production test time. The IP is silicon proven and in mass production.
Please sign in to view full IP description :
|
业务合作 |
广告发布访问我们的广告选项 |
添加产品供应商免费录入产品信息 | ||||||||