|
||
|
RISC-V-based SoC template
|
|
Overview IOb-SoC is a RISC-V SoC template written in Verilog, which users can download for free, modify, simulate and implement in FPGA or ASIC. It supports stand-alone and booting modes, and can use internal RAM or an external DDR controller via L1/L2 cache systems.
Please sign in to view full IP description :
|
业务合作 |
广告发布访问我们的广告选项 |
添加产品供应商免费录入产品信息 | ||||||||