|
||
|
HIP 1000 - HCR_AES Crypto Core Family
|
|
Overview The use of IP cores in ASIC, FGPA and system-on-chip (SoC) design has become a critical methodology as companies struggle to address the need for rapid prototyping and production. Reusable, drop-in components with pre-defined functionality, IP cores speed the design cycle, increase design quality and allow a greater degree of innovation, enabling companies to reduce design costs and create market differentiation. HDL Design House provides a set of IP cores for reuse along with IP core customization services to meet specific customer needs. Optimized for today's SoC designs, these IP cores are supported with full documentation, including architectural and micro-architectural specifications, synthesis scripts, detailed test plans, test case definitions and test bench descriptions.
Please sign in to view full IP description :
|
业务合作 |
广告发布访问我们的广告选项 |
添加产品供应商免费录入产品信息 | ||||||||