RISC-V / RISC-V Processors SoC Catalog

www.design-reuse-china.com

从IP到片上系统以及物联网扫描上方二维码关注我们的微信号哦! IP SoC 中国2023！呼吁参与！新闻视频加入D&R 社区

RISC-V Catalog

RISC-V Platforms (20)

RISC-V Processors (91)

RISC-V Verification (4)

IMG RTXM-2200

RTXM-2200 is the first core from the Catapult range. It's a highly scalable real-time, deterministic, 32-bit embedded CPU, that is feature-rich and flexible in design for mainstream devices. It...

64-bit RISC-V application processor core with 7-stage pipeline

The A70X is a powerful 64-bit RISC-V application processor aimed at systems running Linux. The core has an in-order 7-stage pipeline enabling greater than 1 GHz frequencies in 22nm HPC.

The...

64-bit RISC-V application processor core with L2 cache coherence

The A70X is a powerful 64-bit RISC-V application processor aimed at systems running Linux. The core has an in-order 7-stage pipeline enabling greater than 1 GHz frequencies in 22nm HPC. The core incl...

Compact efficient 64-bit embedded RISC-V processor

The Bk5 is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space.

Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers

The L10 is a small, efficient 32-bit embedded RISC-V processor aimed at embedded systems with more modest processing requirements. The core has a 3-stage pipeline and with 16 general purpose regist...

Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers

The L30(F) is a small, efficient 32-bit embedded RISC-V processor aimed at embedded systems with more modest processing requirements. The core has a 3-stage pipeline and has 32 general-purpose regi...

Compact, efficient 64-bit RISC-V processor with 5-stage pipeline

The H50X is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space. The core has a 5-stage pipeline and is offered in two version...

NOEL-V Processor

The NOEL-V is a synthesizable VHDL model of a 64-bit processor that implements the RISC-V architecture. The processor is the first released model in Cobham Gaisler s RiSC-V line of processors that complement the LEON line of processors.

Powerful 64-bit embedded RISC-V processor

The Bk7 is a powerful 64-bit embedded RISC-V processor aimed at systems running Linux.

Single issue, embedded RISC-V core with 4-stage pipeline

The Western Digital SweRV Core™ EL2 is a single issue, RV32IMC, single-issue core with a 4-stage in-order pipeline. Like the EH1 and EH2, it supports optional instruction and data closely coupled memo...

SweRV EH1 Support Package

The SweRV EH1 Support package (SSP) contains everything needed to deploy a Western Digital SweRV EH1 core in an integrated circuit

32-bit Embedded RISC-V Functional Safety Processor

The EMSA5-FS is a processor core designed for functional safety. The fault-tolerant processor uses dual or triple instances of the EMSA5, an efficient 32-bit embedded processor IP core implementing th...

APS1V - Compact Implementation of the RISC-V RV32IMC ISA

Cortus have applied their many years of processor design expertise to the RISC-V ISA. Concentrating on the needs of the embedded designer and leveraging the success of their APS family of processors. ...

APS3V - Compact Implementation of the RISC-V RV32IMC ISA

APS5V - Compact Implementation of the RISC-V RV32IMAC ISA

FPS29V - Dual Issue Implementation of the RISC-V RV32IMAFC ISA

FPS69V - Dual Issue Implementation of the RISC-V RV64GC ISA

icyflex-V Low-power 32-bit RISC-V processor

The icyflex-V 32-bit processor core is based on the RV32IMC open-instruction set architecture (ISA) defined by the RISC-V foundation and, as such, is supported by standard state-of-the-art development tools (both open-source and proprietary).

Low Power RISCV CPU

SkyeChip

Low-Power Deeply Embedded RISC-V Processor

The BA53 is a configurable, low-power, deeply-embedded RISC-V processor IP core.

RV12 - RISC-V Processor

A highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market. The RV12 implements a Harvard architecture for simultaneous instruction and data memory accesses.

RV32EC_P2 Processor Core IP

IQonIC Works RV32EC_P2 Core is a 2-stage pipeline RISC-V processor core, designed to meet the needs of small, low-power embedded applications, running only trusted firmware.

RV32IC_P5 Processor Core IP

IQonIC Works RV32IC_P5 Core is a larger, 5-stage pipeline core RISC-V processor, designed to meet the needs of medium-scale embedded applications that require higher performance, cache memories, and running a mix of trusted firmware and user application code.

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN

The 32-bit N45 is an 8-stage superscalar processor that supports RISC-V specification, including (IMAFD) standard instructions, 16-bit compression instructions, and for user-level interrupts. It iss...

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)

The 32-bit D45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” Packed-SIMD/DSP instructi...

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 32-bit A45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” Packed-SIMD/DSP instructi...

32-bit RISC CPU for low power aplications

The 32-bit RISC CPU core features a 32x16 bit MAC capable of single cycle MAC operations, which enhances execution times of DSP instructions that are critical to DSP applications. The 32 bit datapath has been designed to minimize data, branch and structural hazard-related stalls. It can operate in five operating modes and has a shadow register bank, that provides fast context switching for high priority interrupts.

64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN

The 64-bit NX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, and “N” for user-level inter...

64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 64-bit AX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” Packed-SIMD/DSP instruct...

64-bit CPU with Modern RISC Architecture, MemBoost and PMA

The 64-bit AX27 is a 5-stage processor that supports the latest RISC-V specification, including G (IMAFD) standard instructions, C 16-bit compression instructions, P Packed-SIMD/DSP instructions, N fo...

64-bit CPU with RISC-V Vector Extension

The 64-bit NX27V is a vector processor with 5-stage scalar pipeline that supports the latest RISC-V specification, including the IMAFD standard instructions, "C" 16-bit compression instructi...

Atrevido 222 - High Bandwidth RISC-V IP Core

Semidynamics Technology Services

Avispado 222 - High Bandwidth RISC-V IP Core

Semidynamics Technology Services

BI-350 - 32-bit RISC-V core with in-order pipeline

32-bit RISC-V core with in-order pipeline.Tiny Linux-capable processor for IoT applications.

Compact High-Speed 32-bit CPU Core

AndesCore™ N25 is a 32-bit CPU IP core based on AndeStar™ V5m Instruction Set Architecture, which support RISC-V RV32IMAC extensions from the latest developments in computer architecture a...

Compact High-Speed 32-bit CPU Core with DSP

Compact High-Speed 64-bit CPU Core

NX25 is a 64-bit CPU IP core for applications with memory usage greater than 4G bytes, which is the bound of 32-bit processors. NX25 let high performance computing with very little silicon footprint achievable by its AndeStar® V5m Instruction Set Architecture.

Compact High-Speed 64-bit CPU for Real-time and Linux Applications

AndesCore™ AX25 is a compact 64-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology, it is tailored for high-performance embedded applications that needs to access address space over 4GB.

Compact, low-power 32-bit RISC CPU

The eSi-3200 32-bit CPU is the mid-range member in the eSi-RISC family of processor cores.

Compact, Secure and Performance Efficiency 32-bit RISC-V Core

AndesCore™ D23 is a 32-bit 3-stage pipeline CPU IP core based on AndeStar™ V5/V5e architecture for embedded applications with small gate count, and some dual-issue ability. In addition to commonly use...

| 1 | 2 | 3 |

Back

业务合作

广告发布

添加产品

© 2023 Design And Reuse