www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Imperas details verification of automotive AI RISC-V vector processor IP

Imperas Software in the UK and Cadence Design Systems have detailed the verificaiton flow for NSITEXE developing an automotive AI RISC-V processor core.

www.eenewsautomotive.com/, Jul. 11, 2023 – 

The two worked on a comprehensive verification flow for the NSITEXE Akaria processor IP, including the NS72, which is an out-of-order 64-bit RISC-V processor with the RVV vector extensions. This is aimed at automotive AI chips and other safety critical embedded designs for parent company Denso.

The ImperasDV RISC-V processor verification tools are used with the Cadence verification flow, including the Xcelium Logic Simulator and Verisium Artificial Intelligence (AI)-Driven Platform for debug, analysis and management.

ImperasDV is a RISC-V processor verification solution based on the industry-leading lock-step continuous compare methodology. It enables both accurate detection of issues and the efficient resolution of discrepancies between the design under test and the Imperas RISC-V Reference Model.

The Cadence Xcelium Logic Simulator provides the SystemVerilog simulation environment, including the tightly-integrated, high-performance interface required to work with ImperasDV effectively. These are used with the Cadence SimVision Debug and analysis tools to create a unified environment RISC-V, with its open-standard Instruction Set Architecture (ISA), offers processor developers many options and configurable features, enabling the development of optimized domain-specific processors.

ImperasDV supports the RISC-V design verification tasks across the complete specification, plus custom instructions, with the Imperas RISC-V reference model, architectural validation tests, additional functional test suites, coverage analysis, and simulation-based test methodologies for asynchronous events and debug operations.

"The NSITEXE Akaria processors, developed with the use of Imperas RISC-V verification technology and the leading-edge SystemVerilog simulator and debug tools from Cadence, are targeted to address the high-performance requirements for AI and automotive requirements. The Akaria processors include the necessary features and quality to achieve the ISO 26262 ASIL D functional safety standard, in addition to being optimized and efficient processors for the next-generation embedded applications," said Hideki Sugimoto, CTO of NSITEXE, Inc., a group company of DENSO Corporation.

"As the NSITEXE Akaria processors are adopted across a wide range of next-generation automotive, safety-critical, and embedded applications, the verification methodology with the support from Imperas and Cadence has been invaluable in achieving our quality goals and on-time development schedule."

click here to read more...

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。