Monitoring and Verification / Simulation and Verification SoC Catalog

www.design-reuse-china.com

从IP到片上系统以及物联网扫描上方二维码关注我们的微信号哦! IP SoC 中国2024！快来参与吧！新闻视频加入D&R 社区

Monitoring and Verification Catalog

Emulator and Prototyping (21)

In-Chip Monitoring (3)

Monitoring and Debugging (11)

Simulation and Verification (22)

VC Functional Safety Manager

VC Functional Safety Manager provides a comprehensive tool for IP and semiconductor groups targeting functional safety certification for ISO 26262, IEC 61508 and other functional safety standards. It ...

Analog FastSPICE Platform

Foundry-certified, the AFS Platform delivers nm SPICE accuracy >5x faster than traditional SPICE and >2x faster than parallel SPICE simulators. Offering the world s fastest nm circuit verification ...

Symphony Mixed-Signal Platform

The industry s fastest and most configurable mixed-signal solution to accurately verify design functionality, connectivity, and performance across A/D interfaces at all levels of the design hierarchy ...

Tessent Embedded SDK

The Tessent Embedded Software Development Kit (ESDK) is a set of software libraries designed to be compiled and run on an embedded system within an SoC. It provides a way to configure, control, and pr...

Display port 2.0 VIP

Display port 2.0 is the serial communication protocol developed by Video Electronics Standards Association(VESA) to support the video,audio and other data between a source device and sink device. Display port 2.0 VIP can be used to verify transmitter or Receiver device following the Display port basic protocol as defined in Display port 2.0.

NVMe-Xactor VIP Solution

NVMe-Xactor is a comprehensive VIP solution portfolio for NVMe 1.2 used by SoC and IP designers to ensure comprehensive verification and protocol and timing compliance.

OpenCAPI VIP

The SmartDV s OpenCAPI Verification IP is fully compliant with OpenCAPI Specification V3.0 and V3.1 and verifies OpenCAPI interfaces.

SD Express Card Verification IP

Truechip's SD Express Card Verification IP provides an effective & efficient way to verify the components interfacing with SD Express Interface of an ASIC/FPGA or SoC.

SimAccel FPGA-Accelerated Verification

Accelerate RTL Verification and SW Bring-up Target IPs and SoCs

NVMe controller
PCIe RC/EP IP, Repeater, Switch
Flash controller
AMBA NoCs and peripherals
M...

SimCluster GLS

Gate-Level Parallel Simulation : Reduce Time to Simulation Sign-off

SimXACT - Gate Simulation Productivity and Analysis Technology

Gate-Level X-Verification : Reduce Bring-up Time

TileLink VIP

TileLink Verification IP provides an smart way to verify the TileLink component of a SOC or a ASIC.

DEV - Virtual Platform Development and Simulation

The Imperas Developer products consist of tools, models and infrastructure components critical for the high quality, rapid development and verification of embedded software, utilizing virtual platform...

DVinsight - Correct by construction SV UVM code with a smart editor

DVinsight™ is a smart editor for creation of Universal Verification Methodology (UVM) based System Verilog (SV) Design Verification (DV) code.

Fault Injection Studio

Fault Injection Attacks (FIA) extract secrets, e.g. cryptographic keys, from hardware systems by injecting faults, e.g. using a laser beam to disrupt the circuit function, or increasing operating freq...

ISS - The Imperas Instruction Set Simulator

Instruction Set Simulator (ISS) - fast, simple, easy to use, cross software development for embedded systems The Imperas ISS is often the first simulation product used in an embedded software develop...

M*SDK - Advanced Multicore Software Development Kit

The focus of the Imperas products is to save engineering time in the development of embedded software, primarily achieved by making the engineering process significantly more efficient through the use...

Multi-domain simulation at the system-level for mixed signal behavior modeling

VisualSim Simulation Technology - heterogeneous models of computation

Performance modeling using stochastic components

In VisualSim Architect, one can model designs as stochastic processes, with library blocks and simulators supporting the same. The latency, in seconds, and throughput, measured in Mbps, gives the efficiency of the stochastic process. Designer can put into use, different use cases and get the expected output.

QuantumLeap - Virtual Platform Simulation Acceleration

QuantumLeap is a parallel simulation performance accelerator that leverages a new synchronization algorithm to provide the fastest virtual platform software execution speed available. The execution pe...

Side Channel Studio

Side-Channel Attacks (SCA) extract cryptographic keys from hardware systems by analyzing power traces or electromagnetic emission data from the target device along with the corresponding collection of...

Cogita-PRO

Cogita-PRO is AI-based verification analytics and debugging solution

Predictable and faster verification convergence

Cogita-PRO enables engineers to predict the end of the pr...

Back

业务合作

广告发布

添加产品

© 2023 Design And Reuse